Abstract. Symbolic trajectory evaluation (STE) is a model checking technique that has been successfully used to verify industrial designs. Existing implementations of STE, however, reason at the level of bits, allowing signals to take values in {0, 1, X}. This limits the amount of abstraction that can be achieved, and presents inherent limitations to scaling. The main contribution of this paper is to show how much more abstract lattices can be derived automatically from RTL descriptions, and how a model checker for the general theory of STE instantiated with such abstract lattices can be implemented in practice. This gives us the first practical word-level STE engine, called STEWord. Experiments on a set of designs similar to those used in industry show that STEWord scales better than word-level BMC and also bit-level STE.
Introduction
Symbolic Trajectory Evaluation (STE) is a model checking technique that grew out of multi-valued logic simulation on the one hand, and symbolic simulation on the other hand [2] . Among various formal verification techniques in use today, STE comes closest to functional simulation and is among the most successful formal verifiation techniques used in the industry. In STE, specifications take the form of symbolic trajectory formulas that mix Boolean expressions and the temporal next-time operator. The Boolean expressions provide a convenient means of describing different operating conditions in a circuit in a compact form. By allowing only the most elementary of temporal operators, the class of properties that can be expressed is fairly restricted as compared to other temporal logics (see [3] for a nice survey). Nonetheless, experience has shown that many important aspects of synchronous digital systems at various levels of abstraction can be captured using this restricted logic. For example, it is quite adequate for expressing many of the subtleties of system operation, including clocking schemas, pipelining control, as well as complex data computations [11, 7, 6] .
In return for the restricted expressiveness of STE specifications, the STE model checking algorithm provides siginificant computational efficiency. As a result, STE can be applied to much larger designs than any other model checking R. Gajavelly, T. Haldankar and D. Chhatani contributed to this work when they were in IIT Bombay.
technique. For example, STE is routinely used in the industry today to carry out complete formal input-output verification of designs with several hundred thousand latches [7, 6] . Unfortunately, this still falls short of providing an automated technique for formally verifying modern system-on-chip designs, and there is clearly a need to scale up the capacity of STE even further.
The first approach that was pursued in this direction was structural decomposition. In this approach, the user must break down a verification task into smaller sub-tasks, each involving a distinct STE run. After this, a deductive system can be used to reason about the collections of STE runs and verify that they together imply the desired property of the overall design [5] . In theory, structural decomposition allows verification of arbitrarily complex designs. However, in practice, the difficulty and tedium of breaking down a property into small enough sub-properties that can be verified with an STE engine limits the usefulness of this approach significantly. In addition, managing the structural decomposition in the face of rapidly changing RTL limits the applicability of structural decomposition even further.
A different approach to increase the scale of designs that can be verified is to use aggressive abstraction beyond what is provided automatically by current STE implementations. If we ensure that our abstract model satisfies the requirements of the general theory of STE, then a property that is verified on the abstract model holds on the original model as well. Although the general theory of STE allows a very general circuit model [10] , all STE implementations so far have used a three-valued circuit model. Thus, every bit-level signal is allowed to have one of three values: 0, 1 or X, where X represents "either 0 or 1". This limits the amount of abstraction that can be achieved. The main contribution of this paper is to show how much more abstract lattices can be derived automatically from RTL descriptions, and how the general theory of STE can be instantiated with this lattice to give a practical word-level STE engine that provides significant gains in capacity and efficiency on a set of benchmarks.
Operationally, word-level STE bears similarities with word-level bounded model checking (BMC). However, there are important differences, the most significant one being the use of X-based abstractions on slices of words, called atoms, in word-level STE. This allows a wide range of abstraction possibilities, including a combination of user-specified and automatic abstractions -often a necessity for complex verification tasks. Our preliminary experimental results indicate that by carefully using X-based abstractions in word-level STE, it is indeed possible to strike a good balance between accuracy (cautious propagation of X) and performance (liberal propagation of X).
The remainder of the paper is organized as follows. We discuss how words in an RTL design can be split into atoms in Section 2. Atoms form the basis of abstracting groups of bits. In Section 3, we elaborate on the lattice of values that this abstraction generates, and Section 4 presents a new way of encoding values of atoms in this lattice. We also discuss how to symbolically simulate RTL operators and compute least upper bounds using this encoding. Section 5 presents an instantiation of the general theory of STE using the above lattice, and discusses an implementation. Experimental results on a set of RTL benchmarks are presented in Section 6, and we conclude in Section 7.
Atomizing words
In bit-level STE [2, 11] , every variable is allowed to take values from {0, 1, X}, where X denotes "either 0 or 1". The ordering of information in the values 0, 1 and X is shown in the lattice in Fig. 1 , where a value lower in the order has "less information" than one higher up in the order. The element is added to complete the lattice, and represents an unachievable over-constrained value. Tools that implement bit-level STE usually use dual-rail encoding to reason about ternary values of variables. In dual-rail encoding, every bit-level variable v is encoded using two binary variables v 0 and v 1 . Intuitively, v i indicates whether v can take the value i, for i in {0, 1}. Thus, 0, 1 and X are encoded by the valuations (1, 0), (0, 1) and (1, 1), respectively, of (v 0 , v 1 ). By convention, (v 0 , v 1 ) = (0, 0) denotes . An undesired consequence of dual-rail encoding is the doubling of binary variables in the encoded system. This can pose serious scalability issues when verifying designs with wide datapaths, large memories, etc. Attempts to scale STE to large designs must therefore raise the level of abstraction beyond that of individual bits. In principle, one could go to the other extreme, and run STE at the level of words as defined in the RTL design. This requires defining a lattice of values of words, and instantiating the general theory of STE [10] with this lattice. The difficulty with this approach lies in implementing it in practice. The lattice of values of an m-bit word, where each bit in the word can take values in {0, 1, X}, is of size at least 3 m . Symbolically representing values from such a large lattice and reasoning about them is likely to incur overheads similar to that incurred in bit-level STE. Therefore, STE at the level of words (as defined in the RTL design) does not appear to be a practical proposition for scaling.
The idea of splitting words into sub-words for the purpose of simplifying analysis is not new (see e.g. [4] ). An aggressive approach to splitting (an extreme example being bit-blasting) can lead to proliferation of narrow sub-words, making our technique vulnerable to the same scalability problems that arise with dual-rail encoding. Therefore, we adopt a more controlled approach to splitting. Specifically, we wish to split words in such a way that we can speak of an entire sub-word having the value X without having to worry about which individual bits in the sub-word have the value X. Towards this end, we partition every word in an RTL design into sub-words, which we henceforth call atoms, such that every RTL statement (except a few discussed later) that reads or updates a word either does so for all bits in an atom, or for no bit in an atom. In other words, no RTL statement (except the few discussed at the end of this section) reads or updates an atom partially.
Some details of atomization To formalize the notion of atoms, let w be a word of width m in an RTL design C. Let 0 denote the least significant bit position and m − 1 denote the most significant bit position of w. For integer constants p, q such that 0 ≤ p ≤ q ≤ m − 1, we say that the sub-word of w from bit position p to q is a slice of w, and denote it by w[q : p]. let AbsSel(w, q, p) be an abstract selection operator that either reads or writes the slice w[q : p]. Concrete instances of AbsSel are commonly used in RTL designs, e.g. in the System-Verilog statement c[4:1] = a [10:7] + b [5:2] . We say that AbsSel(w, q, p) induces an atomization of w, as shown in Table II ,where Atoms w denotes the set of atoms into which w is partitioned. For every concrete instance of AbsSel applied on w in an RTL statement, we compute Atoms w using Table II , and determine the coarsest refinement of Atoms w and WSetAtoms w . The working set WSetAtoms w is then updated to the coarsest refinement thus computed. The above process is then repeated for every RTL statement in the design.
The above discussion leads to a fairly straightforward algorithm for identifying atoms in an RTL design. We illustrate this on a simple example below. Fig. 2(a) shows a System-Verilog code fragment, and Fig. 2(b) shows an atomization of words, where the solid vertical bars represent the boundaries of atoms. Note that every System-Verilog statement in Fig. 2(a) either reads or writes all bits in an atom, or no bit in an atom. Since we wish to reason at the granularity of atoms, we must interpret word-level reads and writes in terms of the corresponding atom-level reads and writes. This can be done either by modifying the RTL, or by taking appropriate care when symbolically simulating the RTL. For simplicity of presentation, we show in Fig. 2(c) how the code fragment in Fig. 2(b) would appear if we were to use only the atoms identified in Fig. 2(b) . Note that no statement in the modified RTL updates or reads a slice of an atom. However, a statement may be required to read a slice of the result obtained by applying an RTL operator to atoms (see, for example, Fig. 2 Once the boundaries of all atoms are determined, we choose to disregard values of atoms in which some bits are set to X, and the others are set to 0 or 1. This choice is justified since all bits in an atom are read or written together. Thus, either all bits in an atom are considered to have values in {0, 1}, or all of them are considered to have the value X. This implies that values of an m-bit atom can be encoded using m + 1 bits, instead of using 2m bits as in dual-rail encoding. Specifically, we can associate an additional "invalid" bit with every m-bit atom. Whenever the "invalid" bit is set, all bits in the atom are assumed to have the value X. Otherwise, all bits are assumed to have values in {0, 1}. We show later in Sections 4.1 and 4.2 how the value and invalid bit of an atom can be recursively computed from the values and invalid bits of the atoms on which it depends.
Memories and arrays in an RTL design are usually indexed by variables instead of by constants. This makes it difficult to atomize memories and arrays statically, and we do not atomize them. Similarly, if a design has a logical shift operation, where the amount of shift is specified by a variable, it is difficult to statically identify subwords that are not split by the shift operation. We ignore all such RTL operations during atomizaion, and instead use extensional arrays [12] to model and reason about them. Section 4.2 discusses the modeling of memory/array reads and writes in this manner.
Lattice of atom values
Recall that the primary motivation for atomizing words is to identify the right granularity at which an entire sub-word (atom) can be assigned the value X without worrying about which bits in the sub-word have the value X. Therefore, an m-bit atom a takes values from the set { m bits 0 · · · 00, . . . m bits 1 · · · 11, X}, where X is a single abstract value that denotes an assignment of X to at least one bit of a. Note the conspicuous absence of values like 0X1 · · · 0 in the above set. Fig. 3(a) shows the lattice of values for a 3-bit atom, ordered by information content. The element is added to complete the lattice, and represents an unachievable over-constrained value. we allow each bit to take values in {0, 1, X}. Clearly, the lattice in Fig. 3 (a) is shallower and sparser than that in Fig. 3 
(b).
Consider an m-bit word w that has been partitioned into non-overlapping atoms of widths m 1 , . . . m r , where r j=1 m j = m. The lattice of values of w is given by the product of r lattices, each corresponding to the values of an atom of w. For convenience of representation, we simplify the product lattice by collapsing all values that have at least one atom set to (and therefore represent unachievable over-constrained values), to a single element. It can be verified that the height of the product lattice (after the above simplification) is given by r + 1, the total number of elements in it is given by m j=1 2 mj + 1 + 1 and the number of elements at level i from the bottom is given by m i i j=1 2 mj , where 0 < i ≤ r. It is not hard to see from these expressions that atomization using few wide atoms (i.e., small values of r and large values of m j ) gives shallow and sparse lattices compared to atomization using many narrow atoms (i.e., large values of r and small values of m j ). The special case of a bit-blasted lattice (see Fig. 3(b) ) is obtained when r = m and m j = 1 for every j ∈ {1, . . . m}.
Using a sparse lattice is advantageous in symbolic reasoning since we need to encode a small set of values. Using a shallow lattice helps in converging fast when computing least upper bounds -an operation that is crucially needed when performing symbolic trajectory evaluation. However, making the lattice of values sparse and shallow comes at the cost of losing precision of reasoning. By atomizing words based on their actual usage in an RTL design, and by abstracting values of atoms wherein some bits are set to X and the others are set to 0 or 1, we strike a balance between depth and density of the lattice of values on one hand, and precision of reasoning on the other.
As mentioned earlier, an m-bit atom can be encoded with m + 1 bits by associating an "invalid bit" with the atom. For notational convenience, we use val(a) to denote the value of the m bits constituting atom a, and inv(a) to denote the value of its invalid bit. Thus, an m-bit atom a is encoded as a pair (val(a), inv(a)), where val(a) is a bit-vector of width m, and inv(a) is of Boolean type. Given (val(a), inv(a)), the value of a is given by ite(inv(a), X, val(a)), where "ite" denotes the usual "if-then-else" operator. For clarity of exposition, we call this encoding "invalid-bit encoding". Note that invalid-bit encoding differs from dual-rail encoding even when m = 1. Specifically, if a 1-bit atom a has the value X, we can use either (0, true) or (1, true) for (val(a), inv(a)) in invalid-bit encoding. In contrast, there is a single value, namely (a 0 , a 1 ) = (1, 1), that encodes the value X of a in dual-rail encoding. We will see in Section 4.2 how this degree of freedom in invalid-bit encoding of X can be exploited to simplify the symbolic simulation of word-level operations on invalid-bit-encoded operands, and also to simplify the computation of least upper bounds.
Symbolic simulation is a key component of symbolic trajectory evaluation. In order to symbolically simulate an RTL design in which every atom is invalid-bit encoded, we must first determine the semantics of word-level RTL operators with respect to invalid-bit encoding. Towards this end, we describe below a generic technique for computing the value component of the invalid-bit encoding of the result of applying a word-level RTL operator. Subsequently, we discuss how the invalid-bit component of the encoding is computed.
Symbolically simulating values
Let op be a word-level RTL operator of arity k, and let res be the result of applying op on v 1 , v 2 , . . . v k , i.e., res = op(v 1 , v 2 , . . . v k ). For each i in {1, . . . k}, suppose the bit-width of operand v i is m i , and suppose the bit-width of res is m res . We assume that each operand is invalid-bit encoded, and we are interested in computing the invalid-bit encoding of a specified slice of the result, say res[q : 
Proof. can take the value X in a bit-blasted evaluation of res. Striking a fine balance between the precision and computational efficiency of the sound approximations is key to building a practically useful symbolic simulator using invalid-bit encoding. Our experience indicates that simple and sound approximations of inv(res[q : p]) can often be carefully chosen to serve our purpose. While we have derived templates for approximating inv(res[q : p]) for res obtained by applying all word-level RTL operators that appear in our benchmarks, we cannot present all of them in detail here due to space constraints. We present below a discussion of how inv(res[q : p]) is approximated for a subset of important RTL operators. Importantly, we use a recursive formulation for computing inv(res[q : p]). This allows us to recursively compute invalid bits of atoms obtained by applying complex sequences of word-level operations to a base set of atoms.
Word-level addition. Let + m denote an m-bit addition operator. Thus, if a and b are m-bit operands, a + m b generates an m-bit sum and a 1-bit carry. Let the carry generated after adding the least significant r bits of the operands be denoted carry r . We discuss below how to compute sound approximations of inv(sum[q : p]) and inv(carry r ), where 0 ≤ p ≤ q ≤ m − 1 and 1 ≤ r ≤ m.
It is easy to see that the value of sum The computation of inv(carry p ) (or inv(carry r )) is interesting, and deserves special attention. We identify three cases below, and argue that inv(carry p ) is false in each of these cases. In the following, 0 denotes the p-bit constant 00 · · · 0. We now approximate inv(carry p ) by combining the conditions corresponding to the three cases above. In other words, . In these expressions, we assume that i is a non-negative integer such that 2
, where
Note that the constraint 2 i ≤ val(b) < 2 i+1 in the above formulation refers to a fresh variable i that does not appear in the RTL. We will see later in Section 5 that a word-level STE problem is solved by generating a set of wordlevel constraints, every satisfying assignment of which gives a counter-example to the verification problem. We add constraints like 2 i ≤ val(b) < 2 i+1 in the above formulation, to the set of word-level constraints generated for an STE problem. This ensures that every assignment of i in a counterexample satisfies the required constraints on i.
To
. We consider two sub-cases below.
-val(b) = 2 i : In this case, a÷ m b effectively shifts a right by i bit positions, and the least significant i bits of a forms the remainder. Therefore, val(quot p · k 1 + k 2 + k 3 , and the remainder is r 3 . Thus, val(quot) = 2 p · k 1 + k 2 + k 3 and val(rem) = r 3 . We discuss what happens when i ≥ p and i + 1 ≤ p.
• If-then-else statements. Consider a conditional assignment statement "if (BoolExpr) then x = Exp1; else x = Exp2;". Symbolically simulating this statement gives x = ite(BoolExpr, Exp1, Exp2). The following gives a sound approximation of inv(x[q : p]).
inv(x[q : p]) = ite(inv(BoolExpr), temp 1 , temp 2 ), where
To see why the above approximation of inv(x[q : p]) is sound, let x = ite(BoolExpr, Exp1, Exp2), where BoolExpr is a boolean expression, and Exp1 and 
The invalid bits of other bit-wise logical operators (like disjunction, xor, nor, nand, etc.) can be obtained by first expressing them in terms of ¬ m and ∧ m and then using the above approximations.
Memory/array reads and updates. Let A be a 1-dimenstional array, i be an index expression, and x be a variable and Exp be an expression of the base type of A. On symbolically simulating the RTL statement "x = A[i];", we update the value of x to read(A, i), where the read operator is as in the extensional theory of arrays (see [12] for details). Similarly, on symbolically simulating the RTL statement "A[i] = Exp", we update the value of array A to update(A orig , i, Exp), where A orig is the (array-typed) expression for A prior to simulating the statement, and the update operator is as in the extensional theory of arrays.
Since the expression for a variable or array obtained by symbolic simulation may now have read and update operators, we must find ways to compute sound approximations of the invalid bit for expressions of the form inv(read(A, i)[q : p]). Note that since A is an array, the symbolic expression for A is either (i) A init , i.e. the initial value of A at the start of symbolic simulation, or (ii) update(A , i , Exp ) for some expressions A , i and Exp , where A has the same array-type as A, i has an index type, and Exp has the base type of A. For simplicity of exposition, we assume that all arrays are either completely initialized or completely uninitialized at the start of symbolic simulation. The invalid bit in case (i) is then easily seen to be true if A init denotes an uninitialized array, and false otherwise. In case (ii), let v denote read(A, i). The invalid bit of v[q : p] can then be approximated as:
To see why the above expression gives a sound approximation of inv(v[q : p]), note that if either i or i is X (i.e. the corresponding invalid bit is true), we conservatively set inv(read(update(A , i , Exp ), i) to true. If neither i nor i is X, there are two cases to consider.
If the RTL design has multi-dimensional arrays, we simply treat them as arrays of arrays, and apply the same reasoning as above. 
Computing least upper bounds
Let a = (val(a), inv(a)) and b = (val(b), inv(b)) be invalid-bit encoded elements in the lattice of values for an m-bit atom. We define c = lub(a, b) as follows. 
Word-level STE
In this section, we briefly review the general theory of STE [10] instantiated to the lattice of values of atoms. An RTL design C consists of inputs, outputs and internal words. We treat bit-level signals as 1-bit words, and uniformly talk of words. Every input, output and internal word is assumed to be atomized as described in Section 2. Every atom of bit-width m takes values from the set {0 . . . m − 1, X, }. Let S denote the set of all states of the design. Clearly S forms a lattice -one that is isomorphic to the product of lattices corresponding to the atoms in A.
Given a design C, let Tr C : S → S define the transition function of C. Thus, given a state s of C at time t, the next state of the design at time t + 1 is given by Tr C (s). To model the behavior of a design over time, we define a sequence of states as a mapping σ : N → S, where N denotes the set of natural numbers. A trajectory for a design C is a sequence σ such that for all t ∈ N, Tr C (σ(t)) σ(t + 1). Given two sequences σ 1 and σ 2 , we abuse notation and say that σ 1 σ 2 iff for every t ∈ N, σ 1 (t) σ 2 (t).
The general trajectory evaluation logic of Seger and Bryant [10] can be instantiated to words as follows. A trajectory formula is a formula generated by the grammar ϕ ::= a is val | ϕ and ϕ | P → ϕ | N ϕ , where a is an atom of C, val is a non-X, non-value in the lattice of values for a, and P is a quantifierfree formula in the theory of bit-vectors. Formulas like P in the grammar above are also called guards in STE parlance.
Following Seger et al [2, 11] , the defining sequence of a trajectory formula ψ given the assignment φ, denoted [ψ] φ , is defined inductively as follows. Here, b denotes an arbitrary m-bit atom in A and t ∈ N.
-[a is val] φ (t)(b) val if t = 0 and both a, b denote the same m-bit atom, and is X otherwise.
, and is X otherwise.
Similarly, the defining trajectory of ψ with respect to a design
can be defined as follows.
φ C (t)) for every t ∈ N. In symbolic trajectory evaluation, we are given an antecedent Ant and a consequent Cons in trajectory evaluation logic. We are also given a quantifier-free formula Constr in the theory of bit-vectors with free variables that appear in the guards of Ant and/or Cons. We wish to determine if for every assignment φ that satisfies Constr, we have [Cons]
Implementation
We have developed a tool called STEWord that uses symbolic simulation with invalid-bit encoding and SMT solving to perform STE. Each antecedent and consequent tuple has the format (g, a, vexpr, start, end), where g is a guard, a is the name of an atom in the design under verification, vexpr is a symbolic expression over constants and guard variables that specifies the value of a, and start and end denote time points such that end ≥ start + 1.
An antecedent tuple (g, a, vexpr, t 1 , t 2 ) specifies that given an assignment φ of guard variables, if φ |= g, then atom a is assigned the value of expression vexpr, evaluated on satisfying assignments of φ, for all time in {t 1 , . . . t 2 − 1}. If, however, φ |= g, atom a is assigned the value X for all time in {t 1 , . . . t 2 − 1}.
If a is an input atom, the antecedent tuple effectively specifies how it is driven from time t 1 through t 2 − 1. Using invalid-bit encoding, the above semantics is easily implemented by setting inv(a) to ¬g and val(a) to vexpr from time t 1 through t 2 − 1. If a is an internal atom, the defining trajectory requires us to compute the lub of the value driven by the circuit on a and the value specified by the antecedent for a, at every time point in {t 1 , . . . t 2 − 1}. The value driven by the circuit on a at any time is computed by symbolic simulation using invalidbit encoding, as explained in Sections 4.1 and 4.2. The value driven by the antecedent can also be invalid-bit encoded, as described above. Therefore, the lub can be computed as described in Section 4.3. If the lub is not , val(a) and inv(a) can be set to the value and invalid-bit, respectively, of the lub. In practice, we assume that the lub is not and proceed as above. The conditions under which the lub evaluates to are collected separately, as described below. The values of all atoms that are not specified in any antecedent tuple are obtained by symbolically simulating the circuit using invalid-bit encoding.
If the lub computed above evaluates to , we must set atom a to an unachievable over-constrained value. This is called antecedent failure in STE parlance. In our implementation, we collect the constraints (condition for case (a) in Section 4.3) under which antecedent failure occurs for every antecedent tuple in a set AntFail. Depending on the mode of verification, we do one of the following:
-If the disjunction of formulas in AntFail is satisfiable, we conclude that there is an assignment of guard variables that leads to an antecedent failure. This can then be viewed as a failed run of verification. φ C only for assignments φ that do not satisfy any formula in AntFail. In this case, we conjoin the negation of every formula in AntFail to obtain a formula, say NoAntFail, that defines all assignments φ of interest.
A consequent tuple (g, a, vexpr, t 1 , t 2 ) specifies that given an assignment φ of guard variables, if φ |= g, then atom a must have its invalid bit set to false and value set to vexpr, evaluated on satisfying assignments of φ, for all time in {t 1 , . . . t 2 − 1}. If φ |= g, a consequent tuple imposes no requirement on the value of atom a. Suppose that at time t, a consequent tuple specifies a guard g and a value expression vexpr for an atom a. Suppose further that (val(a), inv(a)) gives the invalid-bit encoded value of this atom at time t, as obtained from symbolic simulation. Checking whether [Cons] φ (t)(a)
φ C (t)(a) for all assignments φ reduces to checking the validity of the formula g → (¬inv(a) ∧ (vexpr = val(a))) . Let us call this formula OK a,t . Let T denote the set of all time points specified in all consequent tuples, and let A denote the set of all atoms of the design. The overall verification goal then reduces to checking the validity of the formula OK t∈T , a∈A OK a,t . If we wish to focus only on assignments φ that do not cause any antecedent failure, our verification goal is modified to check the validity of NoAntFail → OK. In our implementation, we use Boolector [1] , a state-of-the-art solver for bit-vectors and the extensional theory of arrays, to check the validity (or satisfiability) of all formulas OK generated by STEWord.
We used STEWord to verify properties of a set of System-Verilog word-level benchmark designs. Bit-level STE tools are often known to require user-guidance with respect to problem decomposition and variable ordering (for BDD based tools), when verifying properties of designs with moderate to wide datapaths. Similarly, BMC tools need to introduce a fresh variable for each input in each time frame when the value of the input is unspecified. Our benchmarks were intended to stress bit-level STE tools, and included designs with control and datapath logic, where the width of the datapath was parameterized. Our benchmarks were also intended to stress BMC tools by providing relatively long sequences of inputs that could either be X or a specified symbolic value, depending on a symbolic condition. In each case, we verified properties that were satisfied by the system and those that were not. For comparative evaluation, we implemented word-level bounded model checking as an additional feature of STEWord itself. Below, we first give a brief description of each design, followed by a discussion of our experiments.
Design 1: Our first design was a three-stage pipelined circuit that read four pairs of k-bit words in each cycle, computed the absolute difference of each pair, and then added the absolute differences with a current running sum. Alternatively, if a reset signal was asserted, the pipeline stage that stored the sum was reset to the all-zero value, and the addition of absolute differences of pairs of inputs started afresh from the next cycle. In order to reduce the stage delays in the pipeline, the running sum was stored in a redundant format and carry-saveadders were used to perform all additions/subtractions. Only in the final stage was the non-redundant result computed. In addition, the design made extensive use of clock gating to reduce its dynamic power consumption -a characteristic of most modern designs and that significantly complicates formal verification. Because of the non-trivial control and clock gating, the STE verification required a simple datapath invariant. Furthermore, in order to reduce the complexity in specifying the correctness, we broke down the overall verification goal into six properties, and verified these properties using several datapath widths.
Design 2: Our second design was a pipelined serial multiplier that read two k-bit inputs serially from a single k-bit input port, multiplied them and made the result available on a 2k-bit wide output port in the cycle after the second input was read. The entire multiplication cycle was then re-started afresh. By asserting and de-asserting special input flags, the control logic allowed the circuit to wait indefinitely between reading its first and second inputs, and also between reading its second input and making the result available. We verified several properties of this circuit, including checking whether the result computed was indeed the product of two values read from the inputs, whether the inputs and results were correctly stored in intermediate pipeline stages for various sequences of asserting and de-asserting of the input flags, etc. In each case, we tried the verification runs using different values of the bit-width k.
Design 3: Our third design was an implementation of the first stage in a typical digital camera pipeline. The design is fed the output of a single CCD/CMOS sensor array whose pixels have different color filters in front of them in a Bayer mosaic pattern [8] . The design takes these values and performs a "de-mosaicing" of the image, which basically uses a fairly sophisticated interpolation technique (including edge detection) to estimate the missing color values. The challenge here was not only verifying the computation, which entailed adding a fairly large number of scaled inputs, but also verifying that the correct pixel values were used. In fact, most non-STE based formal verification engines will encounter difficulty with this design since the final result depends on several hundreds of 8-bit quantities.
Design 4: Our fourth design is a more general version of Design 3, that takes as input stream of values from a single sensor with a mosaic filter having alternating colors, and produces an interpolated red, green and blue stream as output. Here, we verify 36 different locations on the screen, which translates to 36 different locations in the input stream. Analyzing this example with BMC requires providing new inputs every cycle for over 200 cycles, leading to a blowup in the number of variables used.
For each benchmark design, we experimented with a bug-free version, and with several buggy versions. For bit-level verification, we used both a BDD-based STE tool [11] and propositional SAT based STE tool [9] ; specifically, the tool Forte was used for bit-level STE. We also ran word-level BMC to verify the same properties.
In all our benchmarks, we found that Forte and STEWord successfully verified the properties within a few seconds when the bitwidth was small (8 bits). However, the running time of Forte increased significantly with increasing bit-width, and for bit-widths of 16 and above, Forte could not verify the properties without serious user intervention. In contrast, STEWord required practically the same time to verify properties of circuits with wide datapaths, as was needed to verify properties of the same circuits with narrower datapaths, and required no user intervention. In fact, the word-level SMT constraints generated for a circuit with a narrow datapath are almost identical to those generated for a circuit with a wider datapath, except for the bit-widths of atoms. This is not surprising, since once atomization is done, symbolic simulation is agnostic to the widths of various atoms. An advanced SMT solver like Boolector is often able to exploit the word-level structure of the final set of constraints and solve it without resorting to bit-blasting.
The BMC experiments involved adding a fresh variable in each time frame when the value of an input was not specified or conditionally specified. This resulted in a significant blow-up in the number of additional variables, especially when we have long sequences of conditionally driven inputs. This in turn adversely affected SMT-solving time, causing BMC to timeout in some cases.
To illustrate how the verification effort with STEWord compared with the effort required to verify the same property with a bit-level BDD-or SAT-based STE tool, and with word-level BMC, we present a sampling of our observations in Table I , where no user intervention was allowed for any tool. Here "-" indicates more than 2 hours of running time, and all times are on an Intel Xeon 3GHz CPU, using a single core. In the column labeled "Benchmark", Designi-Pj corresponds to verifying property j (from a list of properties) on Design i. The column labeled "Word-level latches (# bits)" gives the number of word-level latches and the total number of bits in those latches for a given benchmark. The column labeled "Cycles of Simulation" gives the total number of time-frames for which STE and BMC was run. The column labeled "Atom Size (largest)" gives the largest size of an atom after our atomization step. Clearly, atomization did not bit-blast all words, allowing us to reason at the granularity of multi-bit atoms in STEWord. Our experiments indicate that when a property is not satisfied by a circuit, Boolector finds a counterexample quickly due to powerful search heuristics implemented in modern SMT solvers. BDD-based bit-level STE engines are, however, likely to suffer from BDD size explosion in such cases, especially when the bitwidths are large. In cases where there are long sequences of conditionally driven inputs (e.g., design 4) BMC performs worse compared to STEWord, presumably beacause of the added complexity of solving constraints with significantly larger number of variables. In other cases, the performance of BMC is comparable to that of STEWord. An important observation is that the abstractions introduced by atomization and by approximations of invalid-bit expressions do not cause STEWord to produce conservative results in any of our experiments. Thus, STEWord strikes a good balance between accuracy and performance. Another interesting observation is that for correct designs and properties, SMT solvers (all we tried) sometimes fail to verify the correctness (by proving unsatisfiability of a formula). This points to the need for further developments in SMT solving, particularly for proving unsatisfiability of complex formulas. Overall, our experiments, though limited, show that word-level STE can be beneficial compared to both bit-level STE and word-level BMC in real-life verification problems.
We are currently unable to make the binaries or source of STEWord publicly available due to a part of the code being proprietary. A web-based interface to STEWord, along with a usage document and the benchmarks reported in this paper, is available at http://www.cfdvs.iitb.ac.in/WSTE/ Increasing the level of abstraction from bits to words is a promising approach to scaling STE to large designs with wide datapaths. In this paper, we proposed a methodology and presented a tool to achieve this automatically. Our approach lends itself to a counterexample guided abstraction refinement (CEGAR) framework, where refinement corresponds to reducing the conservativeness in invalidbit expressions, and to splitting existing atoms into finer bit-slices. We intend to build a CEGAR-style word-level STE tool as part of future work.
